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The CMS Tracker Phase 2 upgrade
For the high luminosity LHC era the CMS tracker detector [1] [2] [3] will undergo a major upgrade, which is designed to record 3000 fb −1 of integrated luminosity. An average of 140 interactions per bunch crossing will occur at nominal luminosity and a L1 trigger rate of 750 kHz is expected. The tracker will have on module data reduction and will provide tracking information, which is given by the p T -modules, at 40 MHz for the L1 trigger system. Simulations predict 1.12 × 10 15 n eq cm −2 fluence at R = 20 cm in the innermost layer of the outer tracker, which requires R&D activities to verify the radiation hardness of chosen sensor base materials and to identify a robust sensor design.
Module concepts and prototypes
The p T -modules combine two closely spaced silicon sensors and have on module p T -discrimination functionality at a programmable threshold around p T ≈ 2 GeV. The readout chips of the p T -modules have binary readout and integrated on-chip logic capabilities. The p T -discrimination is achieved by a coincidence window, which correlates the hits in two silicon sensors within one module ( Figure  1 ). A bent track, which corresponds to a low p T -particle, produces a hit outside the coincidence window. If a compatible hit pair, with a hit inside the window, is detected, this is defined as a stub and data are sent to the trigger system. One obtains a uniform p T threshold in all module locations with an offset correction and an adjustment of the sensor spacing.
In Figure 2 a layout of the tracker is shown. In parts of the barrel region PS modules are tilted with respect to the beam axis. This reduces the material budget in certain pseudorapidity (η) regions and the fraction of tracks which would not generate trigger stubs.
Two types of modules are foreseen. The PS-Module ( Figure 3 ) is composed of a macro-pixel sensor (PS-p) with 100 µm × 1446 µm cells and a strip sensor (PS-s) with 100 µm pitch and 2.5 cm long strips. The distance of the sensors is 1.6 mm, 2.6 mm or 4 mm. These distances are fixed with The principle of p Tdiscrimination at module level [2] . A coincidence window selects hit pairs compatible with the p T -threshold. The acceptance window (green) and the sensor spacing are tuned to have a uniform p T -threshold in all tracker regions.
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Figure 2:
The CMS outer tracker tilted layout, with 2S-modules in red and PS-modules in blue [3] . a carbon-fiber reinforced aluminium (Al-CF) precision spacer. The macro-pixel sensor is readout by the Macro-Pixel ASIC (MPA). The pixels are directly coupled to the readout chip using the bump bonding technique. The PS-s sensor is read out by 16 Short Strip ASICs (SSA), which send sparsified hit information to the MPA. The main logic functionality for the correlation of the hits is integrated in the MPA. The concentrator IC (CIC) buffers, sparsifies and aggregates the data from the MPAs on the module and sends them to the service hybrid.
The 2S-Module combines two identical silicon strip sensors with 90 µm × 5 cm strips [4, 5] and has sensor spacings of 1.8 mm or 4 mm. For this module the foreseen readout chip is the CMS Binary Chip (CBC) and the strips are AC-coupled to the chip via the wire bonding technique. A more detailed description is found in [3] .
The PS-modules (in blue in Figure 2 ) cover the inner region of the outer tracker, where higher granularity is required to keep the occupancy at the O(1 %) level. The pointing resolution in z-direction should allow to identify the interaction point within the trigger data. The 2S modules (in red in Figure 2 ) are situated in the outer region of the tracker.
Small size prototypes (5.4 mm × 12.7 mm) of the Macro-Pixel-Sub-Assembly (MaPSA, Figure  4 ) were built to study the performance of the sensor layout and the functionality of the MPA. The MaPSA-light demonstrator incorporates MPA demonstrator readout chips (MPA-light) bump bonded to one PS-p prototype sensor (PS-p-light). The baseline design connects the sensor with bump bonds to the readout chip and uses wire bonds to connect the chip with the front end hybrid. In an alternative design, called the inverted MaPSA, the connection to the hybrid is made with wire bonds on the sensor ( Figure 5 ). Prototypes for the two different designs were built and tested.
This inverted approach is different with respect to the baseline, since digital IO and power lines of the readout chip are fed through a dedicated routing area on the periphery of the inverted PS-p-light sensor ( Figure 6 ). The routing area is surrounded by a floating guard ring and the implant area underneath the metal strips is depleted. This ensures a good electrical isolation of the signal lines. For this design, ionizing particles in the depletion region underneath the routing area produce a signal, which may couple to the microstrips. The amplitude of these signals is small with respect to the signal levels of the readout chip, nonetheless this may result in additional noise. Advantages of the inverted approach are that the readout chips are cooled from the backside, the possibility of scattering in between the two sensors is reduced and no wire bonding is necessary to connect the MPA to the hybrid.
Macro-Pixel ASIC
In the following the functionality of importance for the tests of the MPA [6, 7] is introduced. The analog front end of the chip has a charge sensitive preamplifier, a shaper and a discriminator. A feedback circuit is integrated to provide leakage current compensation up to 200 nA for the DCcoupled sensor. A digital-to-analog converter (DAC) sets a common threshold for all pixels (TDAC). In order to compensate for pixel to pixel variation each channel has a trimming DAC (TRIMDAC) offset correction. The simulated least significant bit (LSB) value under nominal conditions for the TDAC is 107 e and for the TRIMDAC 275 e [8, 9] . The MPA-light demonstrator chip reads out 48 channels in 3 rows of 16 macro-pixels. readout chain used for conducting the tests is found in Figure 7 . Each channel is equipped with a 16 bit ripple counter, which samples the discriminator output with a rate of 40 MHz. A shutter signal defines the integration time. This asynchronous readout mode can be used for connectivity tests and calibration. Each channel has a on-chip test capacitance, which can be used for test pulse injection.
Noise sources theoretical predictions and calibration algorithm
The input capacitance C in for the charge sensitive amplifier is assumed to be smaller than
where C pixel is the capacitance of the pixel, C BondingPad is the capacitance of the bonding pad and C ESD is the capacitance of the ESD protection [6] . C in is the most important contribution to single channel equivalent noise charge (E NC channel ), which is expected to be E NC channel = 200 e [6] for this scenario. The total ENC is given by
where E NC spread is the channel-to-channel variation of the threshold. The goal of a calibration algorithm is to minimize E NC spread . A calibration is possible with and without an injected test pulse. In this work the test pulse was not used. An estimation for the theoretical minimum value of E NC spr ead in units of LSB TDAC is using Q r el = 0.5 × LSB TRIMDAC /LSB TDAC and assuming that the probability for the pedestal value P i of channel i out of n channels to be in an interval I = [P − Q rel , P + Q rel ] after the calibration is uniform, where P = 1/n n i P i . The calibration of the MPA-chip was done in an iterative way using the asynchronous shutter readout mode. For the initial configuration standard values are loaded for the TRIMDAC values. Then a threshold scan is performed with the precision of 1 LSB TDAC . For each TDAC setting the noise hits are counted using the ripple counter. The normalized noise spectrum is described by the difference of two error functions for the rising and the falling edge of the discriminator. A gaussian function is used to fit each pixel curve, since the distance of mean values of the two error functions is small. P i is defined by the gaussian mean. The gaussian standard deviation describes the single channel noise σ i . The next step in the calibration predicts from linear extrapolation for each channel a TRIMDAC value with the lowest distance to the preset mean and after a configuration step the threshold scan is repeated.
This Newton algorithm is iterated and it was achieved to minimize E NC spread within three iterations, which is possible due to the good linearity of the DACs [9] . Statistical fluctuations in the production process of the chip and the sensor may result in hot pixels or channels that cannot be trimmed. These pixels can have P i outside the interval I and should be switched off.
Studies of noise and Sr-90 signal
One baseline prototype and one inverted prototype were tested. The full data acquisition chain can be seen in Figure 7 . For all tests the sensor was biased at 100 V. The baseline prototype available for this study has 5 responding MPA-light chips, which results in a total number of 240 channels. The inverted prototype has 2 MPA-light chips with in total 96 channels. The setup was placed in a light-tight metal box (Figure 8) . After the calibration a noise figure σ i was extracted for every channel. The chosen integration time was 0.3 s at each TDAC value. For E NC tot and E NC spr ead the channels with P i I are excluded. All values presented in this section are in units of LSB TDAC .
The recorded pedestal curves for all channels with the corresponding fit functions for the inverted concept are shown in Figure 9 and the corresponding σ i obtained are shown in Figure 10 . It was observed that some channels pick up additional noise, which is visible as non gaussian tail towards low TDAC values in the pedestal distribution ( Figure 9 ). These channels correspond to the For the baseline prototype the extracted σ i from a similar scan are shown in Figure 11 . For both module prototypes the channels at the interchip boundaries have slightly higher σ values, due to greater capacitance of the pixels of 200 µm width.
The extracted noise figures are shown in Table 1 . E NC channel for both module types tested in this study is comparable and the differences may originate in six badly connected pixels for the inverted module, the variations in the quality and the type of the bump bonding process and the different PCB technology used. E NC spread was observed to be close to the expected value. Figures for reference modules are given in [9] .
A Sr-90 source was placed on top of the assembly and the asynchronous readout was used to test the homogeneity of the gain and to identify unresponsive pixels (Figures 12 and 13 ). One observes a broad continuous spectrum, which is due to the continuous energy spectrum of the electrons and the asynchronous recording. Only small pixel-to-pixel variations were found for the entire dynamic range of the TDAC. The position of the source relative to the board was fixed and the integration time was equal for both modules in order to make a comparison of the relative efficiency. The measured spectra have similar shapes for both modules. Small size demonstrator modules of the MaPSA were produced in two different flavors. Two of these prototype modules were used to investigate the noise and homogeneity of response to signals from a Sr-90 source. The analog front end of the MPA-light chip was characterized and a noise figure compatible with the predicted value from simulation was found. For the inverted module concept no additional noise is observed and ENC tot is slightly lower than for the tested module of the baseline concept. The tests of the inverted concept showed promising results. Test with particles from a Sr-90 source show good homogeneity of gain among all pixels. Further detailed studies are necessary to compare the efficiency and common mode noise figures.
